Go to the source code of this file.
Define Documentation
#define SPI_ENABLE_CODEC_A 0x02 |
#define SPI_ENABLE_CODEC_B 0x04 |
#define SPI_ENABLE_FPGA 0x01 |
#define SPI_ENABLE_reserved 0x08 |
#define SPI_ENABLE_RX_A 0x20 |
#define SPI_ENABLE_RX_B 0x80 |
#define SPI_ENABLE_TX_A 0x10 |
#define SPI_ENABLE_TX_B 0x40 |
#define SPI_FMT_HDR_0 (0 << 5) |
#define SPI_FMT_HDR_1 (1 << 5) |
#define SPI_FMT_HDR_2 (2 << 5) |
#define SPI_FMT_HDR_MASK (3 << 5) |
#define SPI_FMT_LSB (1 << 7) |
#define SPI_FMT_MSB (0 << 7) |
#define SPI_FMT_xSB_MASK (1 << 7) |