summaryrefslogtreecommitdiff
path: root/gr-digital/lib/clock_tracking_loop.cc
Commit message (Collapse)AuthorAgeFilesLines
* gr-digital: Improve PLL Loops and Clock Recoveryghostop142020-02-151-54/+0
| | | | | | | These updates incorporate the same inlining of loop functions and the newly pushed fast_cc_multiply function to ensure consistent performance improvements across systems that do not support the cx-limited-range compiler parameter (Macs and Windows).
* Update license header to SPDX formatdevnulling2020-01-271-13/+1
|
* Tree: clang-format without the include sortingMarcus Müller2019-08-091-297/+220
|
* gr-digital: Prevent the clock tracking loop from generating negative estimatesAndy Walls2019-02-171-0/+12
| | | | | | | | | | | Under extreme circumstances of the error signal input, the clock tracking loop would allow the average clock period and instantaneous clock period estimates to go negative, resulting in an infinite loop when wrapping the clock phase. Change clock period estimate limiting to happen when the estimates are being formed, so that the negative, non-sensical values aren't allowed to happen.
* digital: replace 'and', 'or', 'not' with &&, ||, ! respectivelyPiotr Krysik2018-02-031-1/+1
| | | | MSVC seems to be unable to deal with these.
* digital: Add expected TED gain for computing symbol sync loop gainsAndy Walls2017-07-241-5/+31
| | | | | | | The computation of proportional (alpha) and intergal (beta) loop gains in the symbol synchronizer blocks neglected to account for the timing error detector gain. Add expected timing error detector gain as a user configurable parameter.
* gr-filter, digital: Add symbol_sync_{cc|ff} and auxiliary classesAndy Walls2017-07-171-0/+307